Overview
In this workshop, you will perform high-level design steps necessary to synthesize, analyze, and verify a multi-voltage design with shutdown requirements using the IEEE 1801 UPF-based Synopsys Eclypse Low-Power Flow. You will:
Identify the library requirements to implement a MV low-power design
Create, modify, interpret, and apply power-intent (UPF) files
Correctly specify PVT requirements for MV low-power optimizations
Perform low-power RTL synthesis using top-down and hierarchical UPF methodologies
Generate a gate level design that is MV-clean
Insert power-domain aware scan chains
Check for logic equivalence of RTL and gate-level designs
Conduct static timing analysis on the pre-layout design
Analyze average and peak power consumptions
Verify the results of running MV rule checks on the gate-level design
?
Objectives
At the end of this workshop, using the Front-End Synopsys Eclypse Low-Power Flow, you should be able to perform the following high-level design objectives:
Create, interpret, and apply UPF files that capture the stated power intent requirements
Synthesize designs for the power intent and power-optimization requirements using both top-down and hierarchical UPF methodologies
Describe the effect of performing a supply-net-aware always-on synthesis
Insert scan chains taking into account the existing power domains while minimizing switching activity
Ensure that the gate-level design is MV clean
Ensure equivalence checking of logic functionality between RTL and gate- level using the design and UPF files
Perform static timing analysis
Generate peak and average power analysis reports/waveforms
Analyze gate-level design for MV rule violations
Write out all needed files for physical implementation
Audience Profile
Logic design and/or verification engineers who have a need to implement, analyze, and verify designs requiring the lowest possible power consumption using the Synopsys Front-End Eclypse Low Power Flow. CAD Engineers and Managers responsible for Low Power flow will also find this workshop beneficial.
?
Prerequisites
To benefit the most from the material presented in this workshop, students need:
?
A basic working knowledge of Synopsys Design Compiler and PrimeTime tools. Working knowledge of the other Synopsys tools used (list at the end of course description) in the workshop is desirable, but not required, to complete this workshop
An awareness of the basics of low-power design techniques. This workshop teaches how to implement these techniques
Course Outline
?
?
1.
Introduction to Low Power Solution
Specifying Power Intent: UPF (Lab)
RTL Synthesis (Lab)
Hierarchical UPF Flow and DFT (Lab)
2.
Lab-4: Hierarchical UPF Flow and DFT (Lab Contd.)
Logic Equivalence Checking (Lab)
Static Timing and Power Analysis (Lab)
Multi Voltage Rule Checking (Lab)?
|
主站蜘蛛池模板：
成人黄激情免费视频
|
91精品国产综合久久久久
|
www.色片|
三级视频网站在线观看
|
久久一区二区精品综合
|
成年女人在线视频
|
成人午夜影视全部免费看
|
性欧美videofree中文字幕
|
成人自拍网站
|
中文字幕亚洲欧美日韩不卡
|
亚洲 欧美 激情 另类 校园
|
国产欧美日韩综合精品无毒
|
日本不卡一区二区三区在线观看
|
精品成人在线观看
|
99久久精品国产综合一区
|
久久se精品一区二区国产
|
91精品啪在线观看国产91九色
|
99久久精品国产国产毛片
|
久草在线免费资源站
|
欧美顶级毛片在线播放
|
黄色三级理论片
|
亚洲综合图片人成综合网
|
日本全黄
|
成人午夜毛片在线看
|
精品精品国产自在久久高清
|
欧美 日韩 国产 成人 在线观看
|
黄色在线播放
|
色偷偷女男人的天堂亚洲网
|
波野多衣在线观
|
九一福利视频
|
91免费看片
|
国产精品无码久久综合网
|
久久国产精品99久久小说
|
成人免费网站视频www
|
99在线热视频
|
久久精品国产屋
|
久久93精品国产91久久综合
|
免费在线观看的毛片
|
亚洲一区二区三区高清
|
亚洲一级二级三级
|
亚洲一区二区三区首页
|
shuhaipeixun
1299983702
總部李老師